Technical Lead I - VLSI
- 🇮🇳 India
- On-site
- Staff / Principal
- 1 month ago
- QoS
- SystemVerilog
Not enough detail in this posting to match
Who we are:
At UST, we help the world’s best organizations grow and succeed through transformation. Bringing together the right talent, tools, and ideas, we work with our client to co-create lasting change. Together, with over 30,000 employees in 30+ countries, we build for boundless impact—touching billions of lives in the process. Visit us at .
Job Title
SoC Verification Engineer – NoC (Network-on-Chip)
Role Summary:
The SoC Verification Engineer is responsible for verifying and validating complex SoC designs with a focus on Network-on-Chip (NoC) architectures. The role involves developing verification environments, executing test plans, debugging design issues, and ensuring high-quality silicon delivery.
Key Responsibilities:
SoC & NoC Verification
• Develop and execute verification plans for SoC and NoC-based designs
• Verify NoC functionality, routing, QoS, bandwidth allocation, and traffic management
• Create and run directed and constrained-random test cases
• Ensure functional and coverage closure for assigned verification tasks
Testbench Development
• Develop UVM-based verification environments using SystemVerilog
• Create reusable verification components such as agents, monitors, scoreboards, and checkers
• Implement assertions and functional coverage models
• Maintain and enhance existing verification infrastructure
Protocol Verification
• Verify AMBA protocols including AXI, AHB, and APB
• Validate cache coherency, memory transactions, and data integrity
• Analyze interconnect behavior under different traffic scenarios
• Ensure protocol compliance and interoperability across IPs
Required Qualifications • Bachelor's or Master's degree in Electronics, Electrical Engineering, Computer Engineering, or related field
• 4+ years of experience in SoC/IP Verification
• Strong expertise in SystemVerilog and UVM
• Hands-on experience with NoC (Network-on-Chip) verification
• Good understanding of AXI, AHB, APB, cache coherency, and SoC architectures
• Experience with VCS, Xcelium, QuestaSim, Verdi, or similar EDA tools
• Knowledge of assertions (SVA), functional coverage, and debugging methodologies
• Strong analytical, problem-solving, and communication skills.
What we believe:
We’re proud to embrace the same values that have shaped UST since the beginning. Since day one, we’ve been building enduring relationships and a culture of integrity. And today, it's those same values that are inspiring us to encourage innovation from everyone to champion diversity and inclusion and to place people at the centre of everything we do.
Humility:
We will listen, learn, be empathetic and help selflessly in our interactions with everyone.
Humanity:
Through business, we will better the lives of those less fortunate than ourselves.
Integrity:
We honour our commitments and act with responsibility in all our relationships.
Equal Employment Opportunity Statement
UST is an Equal Opportunity Employer. We believe that no one should be discriminated against because of their differences, such as age, disability, ethnicity, gender, gender identity and expression, religion, or sexual orientation.
All employment decisions shall be made without regard to age, race, creed, colour, religion, sex, national origin, ancestry, disability status, veteran status, sexual orientation, gender identity or expression, genetic information, marital status, citizenship status or any other basis as protected by federal, state, or local law.
UST reserves the right to periodically redefine your roles and responsibilities based on the requirements of the organization and/or your performance.
• To support and promote the values of UST.
• Comply with all Company policies and procedures
Technical Lead I - VLSI · UST