RC
Lead Verification Engineer -Applied ML
RAPS Consulting - India
๐ฎ๐ณ India
On-site
Staff / Principal
6 months ago
- Verilog
- Python
- RAG
6 months ago
- Bachelor's or master's degree in electrical engineering, Computer Engineering, or related field.
- Proven expertise of more than 3-6 years in at least one of the pre-silicon ASIC verification methodologies such as Formal, SV/UVM and/or OVM.
- Advanced skills in debugging pre-silicon verification failures using waveform viewers and simulation analysis tools.
- Hands-on experience with industry standard EDA tools (e.g., Jasper, Xcelium, IMC).
- Strong programming skills in Verilog, System Verilog and Python
- Excellent communication skills and the ability to thrive in a team-oriented environment.
- Self-motivated, with a proactive approach to problem solving, continuous learning, and innovation.
Lead Verification Engineer -Applied ML ยท RAPS Consulting - India