U
Associate III - VLSI DFT Engineer
UST
🇮🇳 India
On-site
5 months ago
5 months ago
Key requirements include:
- Hands-on experience in scan insertion, JTAG, ATPG DRC, and coverage analysis
- Proficiency in simulation debug with timing/SDF
- Experience with LBIST and Mixed Signal Radar ICs is highly desirable
- Ability to debug and root cause simulation failures
- Must be proactive, collaborative, and detail-oriented, capable of exercising independent judgment
- Strong interpersonal and communication skills (both oral and written)
- Self-motivated and flexibleÂ
Associate III - VLSI DFT Engineer · UST